CSC258 Computer Organizations, Fall Term, 2019

1/11



Bulletpoint notes by Tingfeng Xia. Work licensed under a creative commons non-comercial share-alike 4.0 license. This is not meant to be a set of comprehensive notes, rather it is my pick of bullet list of material from the course.

Table of Contents

- 1. Transistors
- **2.** Combinational Circuits
- **3. Devices**
- **4. Sequential Circuits**

Transistors

Doping

Semiconductors, such as silicon, they themselves donnot conduct electricity, so we have to add impurities to the material. (We call this process doping) There are two types of doping, n-type and p-type.

n-type doping

We add Phosphorus which is a Group XV element meaning it has 5 electrons but only 4 of them are needed to form a covalent bound with sillicon so we have one extra electron floating around. **IMPORTANT:** Notice that here the doped material does not carry any overall charge! It is Phosphorus atom being added not ion, so the overall charge is zero.

A word on naming: Since in this case, the substance has negative charge floating around, we call it n-type.

p-type doping

We add Boron to Silicon in this case. Since Boron has three electrons on the outmost shell, it would make the BSi4 structure lack one electron to form all 4 covalent bounds. In this case we say that the structure has a hole in it, which is basically a space for a electron. Notice that, again, we don't have a overall charge on our material.

Diffusion and Drift - Equilibria

2/11

https://tingfengx.github.io/

These are two currents formed by a pn-junction. We will first need to explore the electric field formed by this. So before we put the pn junction into one piece, they are neutral individually by themselves. At the time we put them together, a **diffusion current** occurs. Then the positively doped side has electrons from the other side so the p-type side is now overall negative in charge (with extra electrons), and the n-type matreial is now overall positive in charge (short in electron). **... This causes an electric field.** In an electric field, a electron is given a force to move from the negatively charged side to the positively charged side, and the current caused by this movement of electrons is called a **drift current**.

A Diffusion is the current of electron moving from n-type doped material to p-type doped material. (一 开始电子填补空洞而产生的电流) In conventional current this goes from p to n. A Drift is the current formed by electron being 'sucked' back under the force of the electric field. (后来电子因为电场的作用 而从负极到正极所产上的电流) In terms of conventional current, it goes n -> p.

A word on naming: A way to think of the naming is: diffusion means to spread, to even out so it is the process of evening out the electrons/holes in the materials. And a drift could be thinked in the way that electrons have moved from p->n now they have to move back n->p, so the electron needs to 'drift' to make a u-turn.

A Equilibrium will be achieved eventually, this is intuitive. We call the layer of 'neutral' layer in a pnjunction a **depletion layer.**

Bias - Basis of Transistors

Forward Bias (Conducting)

+[P-type|n-type]-

In this case:

- The p-type end, which is originaly more negative (since electrons are gained) gets connected to positive, making this half more neutral, and hence decrease the width of the depletion layer.
- The n-type end, which is originally more positive (since electrons are lost) gets connected to negative, where it can gain electrons, so this half is more nuetral now and this decreases the width of the depletion layer.

Hence the application of voltage decreased the depletion layer and made the pn-junction conductive.

Reverse Bias (Insulating)

-[P-type|n-type]+

In this case the p-type end, which is originally more negative, gets negative, which means gaining more electron so it further increases the width of the depletion layer. (Similar for the n-type end) So all in all, the depletion layer increases and hence the pn-junction becomes insulating.

Metal Oxide Semiconductor Field Effect Transistor; There are two types of nMOS and pMOS; Notice that in both nMOS and pMOS, if we don't apply any voltage to them, the transistor acts as a two way insulator since at least one way the depletion layer will increase.

3/11

nMOS (n-type channel formed; voltage apply -> conduct)

The nMOS is formed by a npn combination of deoped semi-conductors. There is a metal connection (The M in MOSFET) called gate at the top of the p-type substrat. When a 5V voltage is applied to the gate, electrons will gather at the top of the p-type substrat and then the two n-type substrats are connected through this n-type channel.

pMOS (p-type channel formed; logic zero -> conduct; w/ circ)

The pMOS transistor is formed by a pnp combination of doped semi-conductors. Generally the same as the above case. **Note:** logic zero is different from not applying voltage!!! Only zero voltage applied will cause the positive charges to gather at the top and allow a p-type channel hence allowing conducting electrocity.

Circuits

Minterms & Maxterms

This quora answer explained these two concepts well and I hereby ackowledge that I quoted this answer in my explaination.

Standard Truth Table (Format)

A standard truth table is a truth table such that the first column of input has first half equal to zero and second half equal to to one; the sencond column is divided into two parts the upper half and the lower one and in each half: the top half is zero and lower half is filled with one; and on and on and so on... The verbal description may be hard to understand, we shall see this through a example. Say we have three inputs A, B and C with one output Y.

Α	В	С	Y
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	

Δ	B	C	v
		<u> </u>	
1	1	0	
1	1	1	

Minterms

Minterms are rows in a standard truth table that has a one as output. They are labled with index, starting from the first row as index zero. A minterm is a product (AND) of all variables in the function, in direct or complemented form. (Intuition hehind naming:) A minterm has the property that it is equal to 1 on exactly one row of the truth table.

4/11

Formal: an AND expression *with every input present* in true or complemented form. So for example given inputs A, B, C and D, valid minterms could look like $A \cdot \overline{B} \cdot C \cdot D$ or $\overline{A} \cdot B \cdot \overline{C} \cdot D$ et cetra, et cetra.

Maxterms

Maxterms are rows in a standard truth table that has zero as output. A maxterm is a sum (OR) of all the variables in the function, in direct or complemented form. A maxterm has the property that it is equal to 0 on exactly one row of the truth table.

Formal: an OR expression with every input present in true or a complemented form.

Memorizing Min&Max 0's and 1's

min $0 \leq 1$

In case of min term, if it is with bar, then it is one. W/o bar means zero. Min has first syllable **m** so 0和1中的min'没'有bar

```
max bar{0}1
```

In case of max term, if it is with bar, then it is zero. W/o bar means one. Max has first syllable M so 0和1中的Max'没'有bar

Sum-of-Minterms & Product-of-Maxterms

Sum of Minterm is a way of expressing which inputs cause the output to go high under the assumption that the index is the index of the row in a standard truth table. This method gives us a more compact way to display the entire truth table. Sum of Minterms are useful in calses with very few input combinations that produce high output. While Product of Maxterms is useful when expressing truth tables that have very few low output cases.

5/11

An interesting property is that $m_x = \overline{M}_x$, Minterm x is the complement of Maxterm x. For example: $m_0 = \overline{A} \cdot \overline{B} \implies M_0 = A + B$. We can also convert min/max term back and forth. For example a 2input XOR gate has SOM form $F = m_1 + m_3$ and this is equivalent to the POM form $F = M_0 \cdot M_3 (= (A + B)(\overline{A} + \overline{B}))$ which indeed the XOR gate.

Reducing Circuits

Boolean Algebra

Axioms

 $1. 0 \cdot 0 = 0$ $2. 0 \cdot 1 = 1 \cdot 0 = 0$ $3. 1 \cdot 1 = 1$ $4. x = 1 \implies \bar{x} = 0$

Consequence of Axioms

 $1. x \cdot 0 = 0$ $2. x \cdot 1 = x$ $3. x \cdot x = x$ $4. x \cdot \bar{x} = 0$ $5. \bar{x} = x$ 6. x + 1 = 1 7. x + 0 = x 8. x + x = x $9. x + \bar{x} = x$ $10. x + \bar{x} = 1$

Commutative Law

 $x \cdot y = y \cdot x$ and x + y = y + x

Associative Law

$$x \cdot (y \cdot z) = (x \cdot y) \cdot z$$
 and $x + (y + z) = (x + y) + z$

Distributive Law

$$x \cdot (y+z) = x \cdot y + x \cdot z$$
 and $x + (y \cdot z) = (x+y) \cdot (x+z)$

Consensus Law ?

$$x \cdot y + \bar{x} \cdot z + y \cdot z = x \cdot y + \bar{x} \cdot z$$

Absorption Law

$$x \cdot (x + y) = x$$
 and $x + (x \cdot y) = x$

DeMorgan's Law

$$\bar{x} \cdot \bar{y} = \overline{x + y}$$
 and $\bar{x} + \bar{y} = \overline{x \cdot y}$

Karnaugh (K-)Maps

K-maps are 2 dimensional grid of minterms, where adjacent minterm locations in the grid differ by a single literal and the values in each grid is the output for that *combined* minterm.

Using K-Map

Once a K-map is created, draw boxes over groups of high output values subject to the following constraints:

- Boxes must be rectangular and aligned with the map.
- Number of values contained within each box be a power of 2.
- Boxes may overlap with each other.
- Boxes amy wrap across edges of the map. **Reading the result:** We use a sum of minterms to get the overall output equation.

Logic Devices

Multiplexers

Adders

There are two types of adders, the hald adder and the full adder respectively. We will take a look at them respectively below.

Half Adders

Half adders are cheaper to implement. They have two bits for the to input bits that are to be added and and two bits for ouput, one for carry out and one for the added bit output. (adds to bits to produce a two bit sum). One might find that the logic circuit is overwhelming in terms of memorizing, but it falls apart if we look at the logic expression: $C = X \cdot Y$ and $S = X \oplus Y = X \cdot \overline{Y} + \overline{X} \cdot Y$ where we remember that C represents the carry bit and S is the main output bit.

Full Adders

Full adders are slightly more complicated then half adders since they have an additional bit of input that takes care of the carry input. Same as above, we can use the logic expression to remember the logic circuit level design, which is as follows $C = X \cdot Y + (X \oplus Y) \cdot Z$ and $S = X \oplus Y \oplus Z$ where we remember that S, C represents the output and carry respectively.

Subtractors

7/11

Subtractors are an extension of adders. Basically we perform addition on a negative number. Befpre we do subtraction, we need to understand how negative numbers work in binary settings.

- 1. Unsigned = a seperate bit exists for the sign and the data bits store the positive version of the number
- 2. 2. Signed = all its are used to store a 2'complement negative number

Two's Complement

Two's complement of a number produces the 'negative version' of that number. We can get the 2's complement of a number using two steps. The first step is to get the 1's complement where we bitwisely negate the original binary number. And the second step is to simply add one wo the 1's complement result and this procedure yields us the 2's complement. The signed subtration can be performed by usinbg the binary adder circuit with negative numbers.

Rules about Signed Binary Numbers

- The largest positive binary number is zero followed by all ones
- The binary value for -1 has one in all the digits (000001 -> 111110 -> 111111)
- The most negative binary numbre is one followed by all zeros.
- There are 2^n possible values that can be stored in an *n*-digit binary number, in which 2^{n-1} are negative, $2^{n-1} 1$ are positive and we have zero.

Subtraction Circuits

Since we perform subtraction in the form of adding a negative (2's complement) number, we can create a subtraction curcuit based on this. To do so, we will rely on the same set up that we had in the case of ripple adder. We will add a negation gate to each of the bits from the number to be subtracted (1's complement) and input a 1 at the carry bit for the first full adder (2's complement).

Addition/Subtraction Circuit

This is rather hard to explain in plain english, so I borrowed Prof. Steve Engels' slide

Unsigned Subtraction

- Word on naming: May be not obvious from the naming, this the problem of wanting to have a unsigned result, i.e. not a result in 2's complement form.
- The general algorithm
 - Get the 2's complement of the subtrahend (the term being subtracted)
 - Add that value to the minuend (the term being subtracted from)
 - If there is an end carry (C_{out} is high), the final result is positive and does not change
 - If there is no end carry (C_{out} is low), get the 2's complement of the result and add a negative sign to it (or set the sign bit high)
- Special case for signed subtraction

- sign and magnitude representation (using a sign bit)
 - The sign part: one bit is designed as the sign
 - 0 for positive number
 - and 1 for negative ones
 - The magnitude part: remaining bits to store a *subsigned* version of the number
 - Sign-magnitude computation is more complicated.
 - 2's complement is what today's systems use!

Comparators

def: A circuit that takes in two input vectors, and determines if the first is greater than, less than or equal to the second.

The most basic arithmetic comparator would probably be the one for two bits. The circuit for the two inputs A and B would be

- $A == B : A \cdot B + \overline{A} \cdot \overline{B}$
- \$A>B: A\cdot \bar{B} \$
- $A < B : \overline{A} \cdot B$

Anyhow, the general comparator's could be cumbersome to write down, since you will still need to define an equation for each case.

- A == B: If inputs A and B are equal, then all bits must be the same. We define $X_i = A_i \cdot B_i + \overline{A}_i \cdot \overline{B}_i$ which essentially is the equality for the *i*-th input. The the equality is given by A == B: $X_0 \cdot X_1 \cdot \ldots \cdot X_n$.
- A > B: The first non-matching bits occur at bit i, where $A_i = 1 \land B_i = 0$, (all previous higher bits match). Using the definition for X_i from before, we write $A > B : A_n \cdot \overline{B}_n + X_n \cdot A_{n-1} \cdot \overline{B}_{n-1} + \dots + A_0 \cdot \overline{B}_0 \cdot \prod_{k=1}^n X_k$.
- A < B: The first non-matching bits occur at bit *i*, where A_i = 0 ∧ B_i = 1, (all previous higher bits match). Using the definition for X_i, we write A > B : Ā_n · B_n + X_n · Ā_{n-1} · B_{n-1} + ... + Ā₀ · B₀ · ∏ⁿ_{k=1} X_k.

As number of digits that we need to compare gets larger and larger, the comparator circuit gets more complex. At a certian level, it can be easier sometimes just process the result of a subtraction operation instead. (This is easier to implement, just it is not any faster).

Sequential Circuits

So far, we have looked at combinational circuits: circuits where the output values are entirely dependent and predictable from current inputs. Another type of circuits is sequential circuits which are circuits that also depend on both the current inputs and the precious state of the circuit.

Creating Sequential Circuits

Essentially, sequencial circuits are a result of having feedback in the circuit. We want to feed the output of a circuit back into itself as a new input and this accomplished thanks to **Gate Delay**. **Gate Delay**: (aka

9/11

Propagation Delay) Even in combinational circuits, outputs don't change instantaneously. The delay is defined as 'The length of time it takes for an input change to result in the corresponding output change'

What constitutes to a useful feedback circuit?

We will begin by looking at some examples that fails to be useful.

AND Feedback Circuit

In this case we feed the output of the and gate back to itself as a new input. At any stage, regardless of what we feed into the circuit (into the one input left) the output will always be logic low. So this circuit is stucked at zero and cannot change.

OR Feedback Circuit

In this case, if we ever give the input a logic high, then the output will be locked as logic high and regardless of input, the output won't change. So, again a dead state, not really useful.

NAND Feedback Circuit

Let's call the input A, and the fed back wire Q; Assuming that we set A to be 0, then the output Q will be 1 (we want this). If we set A = 1, the the Q would alternate its value between zero and one (we don't want this/ unsteady state, can't store 0 for a long time).

NOR Feedback Circuit

Let's call the input A and the fed back wire Q; Assuming that we set A to be 1, then the output Q will be zero (we want this). If we flip A, then the output Q will alternate between 0 and 1 (don't want this).

Latches

If multiple gates with feed backs are combinaed we can get more steady behavior! And these circuits are called latches.

Word on naming: The S and R in the name corresponds to Set and Reset. As a convention, in circuits we call $0 \rightarrow 1$ setting and $1 \rightarrow 0$ reseting.

It is rather hard to describe the circuit in words so shall describe it's behavior here as a memory cue.

$\bar{S}\bar{R}$ Latch (NAND)

In this case, the inputs are \bar{S} and \bar{R} . Notice that the bar identifies these two ports as active low, which means zero is active. In this acse, if we have the input $\bar{S}\bar{R} = 01$ the \bar{S} is zero, which means it is 'triggered' and the output Q is 'Set'. The other way around holds for the case where $\bar{S}\bar{R} = 10$ where the 0 triggers 'reset' ($Q \rightarrow 0$). For a $\bar{S}\bar{R}$ latch to lock the value, we need to set $\bar{S}\bar{R} = 11$. There is a handy way of remembering this. Since here we are having active low on our inputs, and $\bar{S}\bar{R} = 00$ (forbidden

10/11

state) makes the output Q set and reset at the same time, which makes absolutely no sense. 11 would be not doing anything, and hence holding the state.

SR Latch (NOR)

In this case, the inputs are S and R. Notice that in this case there is no bar, so they are active high, which is the normal case. If we have input SR = 10 then the S = 1 sets, and SR = 01 resets. Simmilar to the case above, there is one forbidden state -- we can't set and reset at the same time (SR = 11 forbidden) and neither resetting nor setting (SR = 00) holds the state.

More on instability

In the two sections directly above, we have defined the forbidden states for each sort of latche. Notice that they are forbidden because **they can cause unpreditable behavior** since in actual circuits lags are real things and we can't tell in a flip from $00 \rightarrow 11$ or $11 \rightarrow 00$ which one of the two bits will actually flip first!

The Clock

Now we have circuit units that can store high or low values. How can we read from them? (Interesting question: if we receive a logic high, how do we tell if it was meant to be a single high value or it's two high values in a row?) This is where clock signals come into play. **Definition:** Clocks are a regular pulse signal, where the high value indicates when to update the output of the latch.

Signal Restrictions

The limit to how fast the latch circuit can be sampled is determined by

- latency time of transistors: (Setup and hold time)
- Setup time for clock signal: (Jitter and Gibbs phenomenon) And the **Frequency** (yes this is the thing that you hear about your cpu) is how many pulses occur per second, measured in Hertz (or Hz).

Clocked Latches

Clocked SR Latch (NAND!)

Adding another layer of NAND gates to the \overline{SR} latches yields us the SR clocked latch. The new layer has a 'controller' called C or sometimes a G gate. Here, when the gate receives logic high, the latch's value could be changed/updated and when the gate takes zero, the entire component is essentially locked (no change allowed).

D-latch (Gated D-latch)

This latch is formed by adding another layer to the clocked SR latch: we use a single source D for purpose of setting and resetting. The single control D is connected to S and D (using a negator) is

2019-10-23

11/11

https://tingfengx.github.io/

connected to R. This way, the latch won't ever run into the forbidden states. This design is overall good but it still have problems, for example, timing issues.

D-latch is 'transparent'

Transparent means that any change to its inputs are visible to the output when control signal (Clock) is 1. **The take away:** The output of a latch should not be applied directly or through combinational logic to the input of the same or another latch when they all have the same control (clock) signal.

Flip-Flop

SR Master-Slave Flip-Flop

A flip-flop is a latched circuit whose output is triggered with the rising edge or falling edge of a clock pulse.

Edge-triggered D Flip-Flop

The above SR flip flop still have issues of unstable behavior. We can solve this by using a D flip-flop.

T Flip Flops

This acts like a dff, except it flips rather than sets meaning that toggles to the opposite value whenever the input to T is high.

JK Flip Flop

The all in one flip flop with two inputs J and K.

- If J and K are 0, then the output is maintained, ie locked
- If J = 0 and K=1, reset the output to zero
- If J = 1 and K = 0, set the output to one
- If J = K = 1, toggle the output.

In the FSM settings, a machine is safe if it doesn't cause a glitch to happen. For example in a FSM with states 00, 01, 11 if I can transit from 11 to 00 directly, then I don't know which bit of state F will flip first. This is problematic, we want safe machine assignments!